Introduction
Datapath logic of microprocessors and digital signal processing circuits contributes significantly to the overall chip area. This logic is regular and often implemented by connecting several bit-slices in parallel. In custom circuits the layout of datapaths is generated by replicating the layout of one bit-slice [l] . In cell-based designs, usually datapath compilers are used to generate the layouts.
To achieve better performance the compilers implement the datapath logic using cells from specialized (datapath) librnries [2, 3] . These specialized libraries allow abutment of the leaf cells in a bit-slice, thus resulting in compact layouts. However, the development and maintenance of specialized libraries requires an extra effort and causes cost overhead. In addition, not all vendors supply these specialized libraries. In such cases, the CAD tools use stand'ud-cell library elements to implement the datapath logic. These tools use traditional placement techniques * This work was partially supported by Tek1ronix Inc. Grant GA455-01.
[4] which ignore the regularity present in the datapath designs. Consequently, the resulting layouts are not area efficient. This has necessiated the development of new techniqiles for dampath module placement in standard-cell based designs.
In the past, different techniques Dean [6] use a multi-stack approach in which the datapath logic cells are partitioned and assigned to several stacks with the objective of minimizing the number of nets crossing a stack. The placement within a stack is determined such that the misalignment of macros and a number of vertical wiring tracks used for routing, are minimized. However, they did not use the regularity present in the datapaths. Wu and Gajski [7] used the regularity property of datapath designs, but concentrated only on partitioning the RTL netlist to generate RTL-component layout based on bit-sliced architecture. In [8], the authors extfdct similarity among several bit-sliced components to form macros and solve the problem as the placement of the extracted macros. The authors did not effectively use the repetitive nature of bit-sliced datapath designs by considering several bit-slices at a time. Also their cell-matrix approach for placement leaves some empty slots in the matrix. The area wastage due to these empty slots is more significant when the macros have non-uniform width.
In our work, we solved the datapath layout problem using standard-cell libraries by exploiting the bit-sliced nature of datapath designs. While performing the placement and global routing, we consider one bit-slice at a time instead of considering all the bit-slices together. This information is then used to obtain the complete layout of the design. Theoretically, our approach is faster than the recent work reported in [8] because we reduce the size of the problem by considering a single bit-slice at a time. This is more important when the number of leiif cells in a bit-slice is large which is typically the case in we attempt to route each of the control signals in minimum number of channels and preserve the dataflow present in the design. For global routing of multiple nets we propose a window-based heuristic which to the best of our knowledge has not been applied to the global routing problem before (see [9] for references). This technique generates an efficient global routing without rip-uprerouting of nets and cm be easily integrated into Spanninglsteiner-tree [9] based global routing algorithms.
The remaining part of the paper is organized as follows. Section 2 gives the problem description and the layout model used in our work. In section 3 we describe the overall approach used in DPLAYOUT. The placement and global routing techniques are explained in sections 4 and 5 respectively. Finally, in section 6 we discuss the performance of DPLAYOUT when applied to a set of datapath designs.
Problem description and layout model
We assume that a ditapath circuit is designed using standard-cell library components (leaf cells). Given a bitsliced datapath design, the problem is formulated as plac- 
Overall approach
The overall approach used in DPLAYOUT is shown in Fig.2 . The design is described in the form of a hierarchical VHDL netlist. A bit-slice is described an entity in VHDL, and the datapath is described by instantiating these entities. This interface to VHDL makes DPLAY-OUT a general tool which can be integrated with any high-level synthesis system. Each of the bit-slices is constructed from a set of primitive cells present in the target standard-cell library. We first analyze the netlist and classify the bit-slices into different types. Two bit-slices are treated as different types if they consist of different sets of leaf cells or connectivity amolig the leaf cells varies, or both. Next, the placement and global routing for each of the bit-slice types is performed.
A datapath is constructed by connecting several bitslices in parallel. We extract the bit-slice order (the order in which the tit-slices are connected) from the netlist and bit-slices are abutted in that order. Finally, the nets within a channel are routed using greedy channel routing technique [lo] . T?e output of DPLAYOUT is a C F file containing the layout information. 
Placement
The area of the datapath layouts is minimized by preserving the dataflow during the placement and by minimizing the number of channels in which a control signal is routed. UsiJally, in datapath circuits the same control signal is connected to several leaf cells. Therefore, to maintain the dataflow a control signal has to be assigned to more than one routing channel (multiplication of control signals). The routing of a control signal can be limited to miniminn number of channels (ideally to one) by placing all the cells connected to that control signal in the same row or irr two adjacent rows. However, this may violate the dataflow. Hence while generating the layout, we need to meet two objectives: preserving the dataflow and minimizing the multiplication of control signals (MCS). The placement heuristic proposed here attempts to meet both objectives, and hence minimize the area. The steps involved in the placement heuristic are described below. a) Regularity preserving classification of control signals :
In the case of the bit-sliced structure, control signals propagate through several slices. This propagation can be of two types, direct and indirect, as shown in Fig.3(a) . The first type occurs when a control signal is connected to leaf cells belonging to different slices (eg. clock signal). The second type of propagation occurs when an output control signal of one bit-dice is connected as an input control signal to the next bit-slice. The leaf cells in the bit-slice are classified into groups. All leaf cells that are Connected to the same control signal or to relaled control signals are assigned to one group. All other leaf-cells are assigned to unique groups. The purpose of this classification is to place leaf cells using the same control signal in the same row or in two adjacent rows. For each of the control signals, we identify all the leaf cells connected to that signal. A leaf cell might appear in more than one group. This occurs when a leaf cell is connected to more than one control signal.
The placement of such cells is discussed in the subsequent paragraphs. The classification of lea€ cells allows us to assign the related control signals to one channel as shown in Fig.3(b) . thus minimizing the routing area.
c) ROW assignnient
The l&qf cells classified into groups are assigned to rows using the following technique. Represent the bitslice netlist as a directed graph such that nodes represent leaf cells and edges represent the nets (signals). The direction of an edge represents the direction of the signal flow. The row assignment heuristic involves three phases.
In the first phase, the graph is traversed in a breadth-first manner, starting from the leaf cells connected to datainput signals. We m u m e that the order of data-input signals is specified by the user. The edges representing the control signals are not considered during the traversal. For each of the node (leaf cell) visited, the current level represents the row in which the leaf cell has to be placed. In otherwords, leaf cells connected to data-input signals are assigned to row one (top row). Leaf cells within a group have to be assigned to the same row or to two adjacent rows. Whenever the first leaf cell from a group is encountered during the traversal, then the channel below the row corresponding to the current level is assigned as the channel number of the group. Then all control signals connected to the cells in that group are assigned to that group's channel. If the group the visiting node belongs to has already been assigned to a channel, then the visiting node is placed in a row below that channel if minimization of MCS has more weightage than data flow preservation. If the data flow preservation has more weightage then it is placed in a row corresponding to the current level. When a leaf cell appears in more than one group, the row assigned to that leaf cell is the channel number of the first group encountered during the graph traversal.
In the second phase, we place all the unplaced leaf cells, which are connected to the control signals. We repeat the following procedure for each of the control signals which have been assigned to a channel. For all the unplaced leaf cells connected to the control signal, assign the row directly below the control signal's Channel. In the third phase, we place all the remaining unplaced leaf cells. In this phase, the graph is traversed in depth-first manner starting from the data-output signals. 
d) Row merging :
In this step, some of the rows are merged in order to maintain user specified aspect ratio. However, this step is not trivial because merging of rows may violate the above described minimimtion of MCS objective. At present we only allow merging of complete rows so that the control signals in the channels adjacent to the merged rows need not be multiplied.
Global Routing
After placing the k i f cells of a bit-slice, the nets are routed using the two-stage routing approach. In this paper, we propose a new window-based routing technique which has been integrated with Minimum Spanning Tree (MST)[11] based global routing algorithm. Windowbased tairting :
Instead of routing a net completely, we route only part of the net and defer the routing of the remaining part. To determine which part of the net to route first, we define a p'arameter called wiiidow. A window is a rectangular region with constant height and variable width. At the beginning of the global routing, the window width is set to a range 0 -W,, where W , is the window width specified by the user. The window height is always fixed and includes all rows of the bit-slice layout. For all the neb which originite in the current window, MST is constructed. Then for each net, only those edges in its MST that terminate in the current window are routed. The window is moved from left to right until all the nets are routed. The advantage of the window-based routing technique is evident from the following example. Fig.S(a) shows the path of a net N. When the feed-through assignment for nets routed after N results in the cell movement in row 2, the path of the net N in Fig.S(a) is disturbed as shown in Fig.S(b) . Since we are not rerouting the nets disturbed by the: cell movement, the overall global routing solution will not be efficient. The above described window-based iechnique improves the routing quality because the net in Fig.S(a) will not be routed until its end point is visible within the window. 
Results
DPLAYOUT is implemented in C under UNIX environment. We conducted experiments to evaluate the run-time and area efficiency of DPLAYOUT. We compared the results of DPLAYOUT with a standard cell Place and Route tool (scr) in the ALLIANCE CAD package [121 for a set of data path designs. Tables I and I1 show the design statistics ' and results, respectively.
Ex1 is a bit-slice of an adder-accumulator. Ex2 and Ex3 are single bit-slices of 8x16 bitfifo and 4-bit ram circuit, respectively. All the results were obtained using the complete row-merging heuristic. The total CPU time reported is the combined time for input parsing, placement, routing and layout file generation. For all the tested circuits, the area and run time of DPLAYOUT is better than that of scr. We also compared the efficiency of the bit-slice based layout generation approach with the nonbit slice based layout generation approach. All the bitslices of the above 8x16 bitfifo and 4-bit ram are submitted (Ex4 and Ex5 respectively) to DPLAYOUT and scr as one bit-slice. Considering the fact that area of the datapath circuits is proportional to the number of bit-slices, the area of the complete circuit must be close to n-times the area of single bit-slice, where n is the number of bit-slices in the circuit. The same should be true of the total CPU time. However, for both DPLAYOUT and SCI', the total time and area in Ex4 and Ex5 are more than n-times the time and area of Ex2 and Ex3, respectively. This experiment demonstrates that for datapath circuits, bit-slice based layout generation approach has better area and runtime efficiency over non-bit slice based layout generation approach. The results of Ex4 also show that even when the circuit is not partitioned into bit-slices, DPLAYOUT outperforms scr for more regular datapath circuits (jfos, register jiles etc.). However, traditional methods won over our algorithms when the datapath circuits have more random logic associated with them (ExS).
Condusions
In this paper we describe an efficient and fast approach for generating layouts of bit-sliced datapath circuits designed using standard-cell libraries. We developed efficient dataflow preserving heuristics for placement. The placement heuristics exploit the regularity characteristic of datapath designs and attempt to route a control signal in minimum number of channels. The +vim rlow-bascd global routing technique proposed here gives efficient routing without any rip-up rerouting. We also demonstrated that for standcard cell based datapath circuits, we can achieve efficient layouts. when the circuits are partitioned into bit-slices and the bit-slices are handled sepmately. Currently, we are working on improving the row-merging algorithm. As a future work we would like to investigate the possibility of using our approach to solve the Register-Transfer level component layout generation problem inorder to achieve better datapath layouts. 
